A high quality Al 2 O 3 layer is developed to achieve high performance in top-gate MoS 2 transistors. Compared with top-gate MoS 2 field effect transistors on a SiO 2 layer, the intrinsic mobility and subthreshold slope were greatly improved in high-k backside layer devices. A forming gas anneal is found to enhance device performance due to a reduction in the charge trap density of the backside dielectric. The major improvements in device performance are ascribed to the forming gas anneal and the high-k dielectric screening effect of the backside Transition metal dichalcogenides (TMDs) are at the forefront of research as possible semiconductor channels in low-power, high-mobility devices. [1] [2] [3] [4] Molybdenum disulfide (MoS 2 ), one of the most studied TMDs, is an attractive 2D material with a thickness dependent band gap that has shown high device performance in a traditional top-gate field effect transistor (FET) structure. [5] [6] [7] Previous studies have shown high on/off ratios ($10 8 ), high mobility values (>200 cm 2 / Vs), and low subthreshold swing ($74 mV/dec) for top-gate MoS 2 devices, typically on SiO 2 . 8 The utilization of SiO 2 is often due to exfoliated MoS 2 having a high optical contrast on SiO 2 dielectric, allowing for quicker and easier detection of flakes. Recent studies have demonstrated the effects of high-k dielectrics on back-gated transistors with improvements in device performance attributed to the dielectric screening effect. [9] [10] [11] However, a dearth of quality capacitance data to ensure a high-quality dielectric has been reported, which oftentimes can result in extraction of improper mobility values due to a high capacitance. Some studies also prefer a dual gate structure, while others have suggested that there is an advantage to sweeping only the back gate due to improper assumptions about top gate capacitance, which has stirred much debate. [12] [13] [14] The top gate capacitance is generally assumed to be between the active device channel and the gate over channel area, resulting in appropriate mobility extraction. This study demonstrates the effect of a high quality annealed Al 2 O 3 backside layer for top gate transistors where the I ON /I OFF ratio is $10 6 , the field effect mobility is $33 cm 2 /Vs, and the subthreshold slope (SS) is $69 mV/dec, without any back gate bias. Al 2 O 3 ($15 nm) dielectric films were deposited on p-Si wafers by atomic layer deposition (ALD). Metal-oxide-semiconductor capacitors (Metal-Al 2 O 3 -Si) were fabricated to provide a proper understanding of the quality of these films. By photolithography, top electrodes (Cr/Au, 20/150 nm) with various areas were fabricated with a lift-off process. A forming gas ("FG":5%H 2 /95%N 2 ) anneal at 400 C at 1 bar was performed to establish the anneal impact on interface traps, 15 and Al (150 nm) was deposited on the back of the wafer to reduce the series resistance. For the MoS 2 field effect transistors (FETs), scotch tape was used to mechanically exfoliate untreated MoS 2 on top of Al 2 O 3 . By photolithography, the source/drain was defined on a few layer MoS 2 flake, and then, Cr/Au (20 nm/150 nm) was deposited by thermal evaporation under high-vacuum (10 À6 mbar), followed by a lift-off process. This back-gate device was then FG annealed with pre-and post-anneal I-V measurements. After the post-anneal measurements, 15 min of in-situ UV-ozone functionalization treatment was performed, and then, 4 nm of HfO 2 was deposited at 200 C using an ALD tetrakis-ethylmethylamino hafnium (TEMA-Hf)/H 2 O process. 16 The combination of the FG anneal and the UV/O 3 functionalization of the MoS 2 surface is anticipated to reduce residual, process-induced contamination from lithography prior to gate dielectric formation. [16] [17] [18] The final step involved the high-vacuum deposition of a Cr/ Au top gate using the same process as the source/drain, converting the back-gate device into a top-gate 3-terminal FET. The same fabrication flow was used on devices with a SiO 2 backside layer for proper device comparison.
From frequency dependent C-V measurements of Al 2 O 3 MOSCAPs [Figs. 1(a) and 1(b)] ranging from 500 Hz to 1 MHz, we were able to determine the optimum annealing temperature to achieve low frequency dispersion in the depletion region, typically attributed to interface traps (Q it ), and in the accumulation region, typically attributed to the series resistance (R s ), with the former being the most impacted by the FG annealing. First, FG anneals at 200 C, 300 C, and 400 C were performed with C-V measurements done after each anneal. Interface trap density (D it ) extraction [ Fig. 1(c) Fig. 1(d) ] was another indicator of optimal annealing temperature as any subsequent anneals after 400 C did not yield any further shift. While some recent publications claim to have good dielectric properties, the associated C-V data indicate high frequency dispersion 11 and/or D it extraction using widely critiqued methods. 20, 21 These discrepancies can lead to improper extraction of device parameters and especially an overestimation of field effect mobility.
With a high quality Al 2 O 3 backside dielectric layer, back-gate devices with an MoS 2 channel can be used to demonstrate the effect of the FG anneal in terms of device performance. Several back-gate FETs were thus fabricated on a high-k backside layer in order to study the effect of the FG anneal. While the MoS 2 flakes were untreated and therefore had sulfur vacancies, among other likely defects and impurities, 22 ,23 the thickness of each flake was $4-5 nm, approximated using the optical interference contrast method, in order to keep the variability low. The I-V characteristics of the devices were measured pre-and post-anneal at 400 C, with the statistics (8 back-gate FETs) of the I ON /I OFF ratio and SS MIN shown in Fig. 2(a) . A favorable trend is shown with an increase in I ON /I OFF and a decrease in SS MIN attributed to the beneficial effects of the anneal on the Al 2 O 3 layer. With an average I ON /I OFF ratio of $10 3 and SS MIN of $270 mV/dec pre-anneal, the devices' performance greatly improved with an average I ON /I OFF ratio of $10 6 and SS MIN of $117 mV/dec post-anneal. This increase in performance can be attributed to not only passivation but also a potential reduction in impurities at the backside MoS 2 /Al 2 O 3 interface. In Fig. 2(b) , I D -V D indicates a non-linear behavior preanneal and more linear behavior post-anneal, suggesting that annealing also has a beneficial effect on the contacts, not just the dielectric, potentially removing the need for sulfur passivation treatments. [24] [25] [26] It is noted that with back-gate devices, proper C OX extraction from C-V measurements is nearly impossible due to the high capacitance resulting from the large area of the source/drain pads that dwarf the MoS 2 gate channel capacitance, nor would it be appropriate to extract D it using the subthreshold slope expression due to the uncertainty in C OX and C bulk. 19, 27 With parameters such as the field effect mobility (l FE ) reliant on C OX for proper extraction, the proper device evaluation of the back-gate FET is limited, especially since its applicability to current CMOS technology is essentially non-existent. In order to properly compare the effect of the Al 2 O 3 backside layer on device performance, a top-gate FET structure is needed.
Conversion from a back-gate to a top-gate device structure allows continuous evaluation of the same MoS 2 channel, 28 especially if it demonstrates high device performance as a back-gate device. With the backside dielectric layer already exposed to a 400 C FG anneal, a top-gate HfO 2 dielectric was deposited after the MoS 2 flake was treated using a UV-ozone functionalization treatment and a top-gate (Cr/Au) was deposited under high-vacuum thereafter. Topgated devices on a SiO 2 layer went through the same process, and two comparable devices were chosen for characterization. In Fig. 3(a) , the field effect mobility extraction (see supplementary material) for each top-gate device with a peak l FE of $11 cm 2 V À1 s À1 for the device on the SiO 2 layer and a peak l FE of $33 cm 2 V À1 s À1 for the device on the Al 2 O 3 layer shows $3Â improvement in mobility. Mobility statistics for several top-gate devices [ (Fig. 3(b) ] demonstrates a similar trend across multiple devices (4 for each backside layer). This indicates that even without any backside bias, the dielectric layer upon which the top-gate device rests has an effect on its overall performance.
In order to compensate for the contact resistance, the extraction of intrinsic carrier mobility, as well as the contact resistance and threshold voltage, using the Y-Function Method (see supplementary material) in Fig. 3(c) can be reliably used. 29, 30 The extracted parameters of the contact resistance (R C ) for top-gate devices on SiO 2 and Al 2 O 3 layers are $28 kXÁlm and $24 kXÁlm, respectively. This may account for the low drive current of both devices, suggesting that lowering R C may be able to further enhance the device performance. 31 The , respectively, which is 4Â higher due to a high-k backside layer. 32 With the observation of the device performance enhancement, these results suggest that there is an advantage in using backside dielectrics for 2D materials other than the traditional SiO 2 . The subthreshold slope (SS) also shows a major improvement with an SS MIN of $154 mV/dec for a device on a SiO 2 layer and a near-ideal SS MIN of $69 mV/dec, a record high, for a device on a high quality Al 2 O 3 layer. This indicates that a good choice of a backside dielectric layer for top-gate MoS 2 FETs can provide high device performance without any backside bias. Further improvement depends on the quality of the MoS 2 flakes/channel, as a reduction in defects and impurities would also yield a better channel for a device. 33 A highly robust Al 2 O 3 back-gate layer for high-k topgate MoS 2 FETs has substantially improved device performance. We were able to reduce the interface trap density through the use of a forming gas anneal and achieve a nearideal subthreshold slope of $69 mV/dec, as well as a high intrinsic carrier mobility of $145 cm 2 V À1 s À1 , which is $4Â higher than its SiO 2 counterpart. The improved device performance can be attributed to the FG anneal of the MoS 2 / Al 2 O 3 interface and the resultant high-k dielectric screening effect. This study emphasizes the effects of the backside dielectric layer on top-gate device performance, a significant component which must to be thoroughly understood in order to apply TMDs to current CMOS technology.
See supplementary material for the methods used for the extraction of interface trap density (D it ), subthreshold slope, and field effect mobility (l FE ) and the Y-Function method 
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Bolshakov et al. Appl. Phys. Lett. 111, 032110 (2017) for the extraction of intrinsic carrier mobility (l o ) and contact resistance (R C ), as well as the top-gate device crosssection and top-view optical image.
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